VLSI CAD Tools Available at USC as of Spring 1999

This page contains a list of links to various CAD tools being used at USC in 1999. Lab tool documentation you will need to read for the lab assignments will be posted during the semester.

Tools : Magic IRSIM HSPICE (PowerView Verilog PLA Tools Cadence Synopsys Spice 3 Mentor Alliance)

Magic

Magic Homepage (at Compaq)
Magic Homepage at Cornell - Official Web for Magic, download, etc.
Magic HomePage (at Berkeley) - Magic On-Line Manual & Tutorial
Magic Handout (from Spring99 EE577A) (ps and pdf) - by Sangyun Kim
Magic Tutorial-Inverter Layout - for the very beginners by Jay Moon
Magic Tutorial2-Hierarchical Layout - by Jay Moon
PPLOT - Magic Layout Plotting and its manpage - for plotting of your layout

IRSIM

IRSIM Manual PS format and PDF format
IRSIM Tutorial (from Stanford) - by Ted Williams
IRSIM Handout from Spring99 EE577A (ps and pdf) - by Sangyun Kim

HSPICE

Digital Circuit Simulation Using HSPICE - by C. Kime at U of Wisconsin
HSPICE Basics (from Stanford)
HSPICE Handout from Spring99 EE577A (ps and pdf) - by Sangyun Kim

PowerView

PowerView Help Page (at UNCC)
Introduction to PowerView (ps and pdf) - by Prof. Puvvada
PowerView Tutorial - Inverter Schematic & Symbol - for the analog entry in PV by Jay Moon

Verilog-XL

Verilog for Behavioral Modeling (ps and pdf) - Lecture note of Verilog by Dr. Tzartzanis

Verilog Behavioral Modeling Ref Manual (ps and pdf) - sampled from Cadence online manual
Verilog-XL Tutorial (ps and pdf) - sampled from Cadence online manual
A neat verilog tutorial that runs on PC's is available for free from a company called Aldec. (See Aldec's home page for more details.)

PLA Tools

Eqntott(Truth Table Generator from Boolean Equations)

Espresso(Boolean Minimizer)

Espresso Manual

MPLA(Technology Independent PLA Generator)

MPLA Manual

Cadence

Cadence Tutorial - 8-bit Adder Schematic & Symbol - for the schematic entry in Cadence by Jay Moon
Cadence Tutorial1 - Schematic Entry for Basic Gate (ps and pdf) - for the schematic entry of basic gate in Cadence by Jay Moon
Cadence Tutorial2 - Schematic Entry for 8-bit Adder (ps and pdf) - for the schematic entry of 8-bit RCA in Cadence by Jay Moon
Cadence Tutorial3 - Running Verilog-XL Simulation (ps and pdf) - for the Verilog-XL simulation of 8-bit RCA functional description by Jay Moon
Cadence Tutorial4 - Simulating a Schematic with Verilog-XL (ps and pdf) - for the Verilog-XL simulation of 8-bit RCA schematic by Jay Moon
Cadence Supplement Note for Tutorial 3 and 4
Cadence Tutorial5 - Comparing Verilog-XL Simulation (ps and pdf) - for the Verilog-XL simulation comparing of 8-bit RCA schematic and functional description by Jay Moon
Cadence Tutorial6 - Verilog-XL Simulation for Dynamic Logic (ps and pdf) - for the dynamic logic Verilog-XL simulation by Jay Moon
Cadence Tutorial7 - Generating HSPICE Netlist from Schematic (ps and pdf) - for the HSPICE netlist generation from schematic by Jay Moon
Cwaves Tutorial - Viewing Verilog Simulation Output by Recep Ozdag
Cadence Schematic Ploting by Sangyun Kim
Symbol Editing and Verilog Association by Recep Ozdag
Automatic Symbol Generation from Verilog and Schematic by Sangyun Kim

Synopsys
Spice 3
Mentor QuickSim
Alliance

USC does not screen or control the content herein and does not take responsibility for any inaccurate, offensive, infringing, or objectionable content, all of which is the sole responsibility of the author or the users who post content on this website.

The University of Southern California does not screen or control the content on this website and thus does not guarantee the accuracy, integrity, or quality of such content. All content on this website is provided by and is the sole responsibility of the person from which such content originated, and such content does not necessarily reflect the opinions of the University administration or the Board of Trustees