Note: This early branch implementation could slow down the clock as the output of the data memory or ALU is forwarded to the ID stage towards the end of the clock. The clock should be wide enough to allow a 32-bit equality inference to be drawn after the memory access or ALU operation.

Original drawing provided by Prof. Dubois. Early branch implementation by Gandhi Puvvada.